GD32VF103C-STARTER

Overview

The GD32VF103C-STARTER board is a hardware platform that enables prototyping on GD32VF103CB RISC-V MCU.

The GD32VF103CB features a single-core RISC-V 32-bit MCU which can run up to 108 MHz with flash accesses zero wait states, 128 KiB of Flash, 32 KiB of SRAM and 37 GPIOs.

Hardware

  • GD32VF103CBT6 MCU

  • 1 x User LEDs

  • 1 x USART (USB port with CH340E)

  • USB FS connector

  • GD-Link on board programmer

  • J-Link/JTAG connector

For more information about the GD32VF103 SoC and GD32VF103C-STARTER board:

Supported Features

The gd32vf103c_starter board supports the hardware features listed below.

on-chip / on-board
Feature integrated in the SoC / present on the board.
2 / 2
Number of instances that are enabled / disabled.
Click on the label to see the first instance of this feature in the board/SoC DTS files.
vnd,foo
Compatible string for the Devicetree binding matching the feature.
Click on the link to view the binding documentation.
gd32vf103c_starter
/
gd32vf103

Type

Location

Description

Compatible

CPU

on-chip

Nuclei Bumblebee RISC-V Core1

nuclei,bumblebee

ADC

on-chip

GigaDevice GD32 ADC2

gd,gd32-adc

Clock control

on-chip

Gigadevice Reset and Clock Unit (RCU) if a multi-function peripheral in charge of reset control (RCTL) and clock control (CCTL) for all SoC peripherals1

gd,gd32-cctl

Counter

on-chip

GigaDevice GD32 timer1 6

gd,gd32-timer

DAC

on-chip

GigaDevice GD32 series DAC module1

gd,gd32-dac

DMA

on-chip

GD32 DMA controller2

gd,gd32-dma

Flash controller

on-chip

There are three types GD32 FMC1

gd,gd32-flash-controller

GPIO & Headers

on-chip

GD32 GPIO4 1

gd,gd32-gpio

I2C

on-chip

GigiDevice GD32 I2C1

gd,gd32-i2c

Input

on-board

Group of GPIO-bound input keys1

gpio-keys

Interrupt controller

on-chip

Nuclei ECLIC interrupt controller1

nuclei,eclic

on-chip

GigaDevice External Interrupt Controller1

gd,gd32-exti

LED

on-board

Group of GPIO-controlled LEDs1

gpio-leds

on-board

Group of PWM-controlled LEDs1

pwm-leds

Multi-Function Device

on-chip

Gigadevice Reset and Clock Unit (RCU) if a multi-function peripheral in charge of reset control (RCTL) and clock control (CCTL) for all SoC peripherals1

gd,gd32-rcu

MTD

on-chip

Flash memory binding of GD32 FMC v11

gd,gd32-nv-flash-v1

Pin control

on-chip

The AFIO peripheral is used to configure pin remapping, EXTI sources and, when available, enable the I/O compensation cell1

gd,gd32-afio

on-chip

The GD32 pin controller (AFIO model) is a singleton node responsible for controlling pin function selection and pin properties1

gd,gd32-pinctrl-afio

PWM

on-chip

GigaDevice GD32 PWM1 4

gd,gd32-pwm

Reset controller

on-chip

Gigadevice Reset and Clock Unit (RCU) if a multi-function peripheral in charge of reset control (RCTL) and clock control (CCTL) for all SoC peripherals1

gd,gd32-rctl

Serial controller

on-chip

GigaDevice USART1 4

gd,gd32-usart

SPI

on-chip

GigaDevice GD32 SPI2

gd,gd32-spi

SRAM

on-chip

Generic on-chip SRAM1

mmio-sram

Timer

on-chip

Nuclei System Timer1

nuclei,systimer

Watchdog

on-chip

GD32 free watchdog timer1

gd,gd32-fwdgt

on-chip

GD32 window watchdog timer1

gd,gd32-wwdgt

Serial Port

The GD32VF103C-STARTER board has one serial communications port. TX connected at PA9 and RX at PA10.

Programming and Debugging

The gd32vf103c_starter board supports the runners and associated west commands listed below.

flash debug rtt debugserver attach
jlink
openocd ✅ (default) ✅ (default)

Before programming your board make sure to configure boot and serial jumpers as follows:

  • JP2/3: Select 2-3 for both (boot from user memory)

  • JP5/6: Select 1-2 positions (labeled as USART0)