Built-in search
Google search
Zephyr Project
v: latest
Document Release Versions
latest
4.1.0
4.0.0
3.7.0 (LTS)
Downloads
PDF
zephyrproject.org Links
Project Home
SDK
Releases
Introduction
Developing with Zephyr
Kernel
OS Services
Build and Configuration Systems
Connectivity
Hardware Support
Contributing to Zephyr
Project and Governance
Security
Safety
Samples and Demos
Application Development
Architecture-dependent Samples
Basic
Bluetooth
Boards
96Boards
BBC
EnjoyDigital
Espressif ESP32 boards
Ultra Low Power coprocessor (ULP)
Low-Power CPU (LP CORE)
Deep Sleep
Flash Encryption
Light Sleep
Memory-Mapped Flash
SPIRAM
XTAL32K Watchdog Timer (WDT)
Google
Intel
Microchip
NXP
Nordic Semiconductor
PHYTEC
QuickLogic
Renesas
STMicroelectronics
Texas Instruments
C++
Drivers
External modules
Fuel Gauge
Kernel and Scheduler
Networking
POSIX API
PSA
Sensors
Shields
Subsystems
Sysbuild
TF-M Integration
Userspace
Basic Synchronization
Dining Philosophers
Hello World
Supported Boards and Shields
Shields
Releases
Reference
API
Kconfig Options
Devicetree Bindings
West Projects
Zephyr Project
Docs / Latest
»
Samples and Demos
»
Boards
»
Espressif ESP32 boards
»
Ultra Low Power coprocessor (ULP)
»
Low-Power CPU (LP CORE)
Open on GitHub
Report an issue with this page
Low-Power CPU (LP CORE)
These samples demonstrate how to use the LP Core in Espressif SOCs.
Debug ULP
Debug the LP Core in ESP32C6.