Zephyr API Documentation 4.0.0-rc2
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
stm32l1_clock.h File Reference

Go to the source code of this file.

Macros

#define STM32_CLOCK_BUS_AHB1   0x01c
 Bus gatting clocks.
 
#define STM32_CLOCK_BUS_APB2   0x020
 
#define STM32_CLOCK_BUS_APB1   0x024
 
#define STM32_PERIPH_BUS_MIN   STM32_CLOCK_BUS_AHB1
 
#define STM32_PERIPH_BUS_MAX   STM32_CLOCK_BUS_APB1
 
#define STM32_SRC_HSE   (STM32_SRC_LSI + 1)
 Domain clocks.
 
#define STM32_SRC_HSI   (STM32_SRC_HSE + 1)
 
#define STM32_CLOCK_REG_MASK   0xFFU
 
#define STM32_CLOCK_REG_SHIFT   0U
 
#define STM32_CLOCK_SHIFT_MASK   0x1FU
 
#define STM32_CLOCK_SHIFT_SHIFT   8U
 
#define STM32_CLOCK_MASK_MASK   0x7U
 
#define STM32_CLOCK_MASK_SHIFT   13U
 
#define STM32_CLOCK_VAL_MASK   0x7U
 
#define STM32_CLOCK_VAL_SHIFT   16U
 
#define STM32_DOMAIN_CLOCK(val, mask, shift, reg)
 STM32 clock configuration bit field.
 
#define CSR_REG   0x34
 RCC_CSR register offset.
 
#define RTC_SEL(val)
 

Macro Definition Documentation

◆ CSR_REG

#define CSR_REG   0x34

RCC_CSR register offset.

◆ RTC_SEL

#define RTC_SEL ( val)
Value:
#define STM32_DOMAIN_CLOCK(val, mask, shift, reg)
STM32 clock configuration bit field.
Definition stm32l1_clock.h:51
#define CSR_REG
RCC_CSR register offset.
Definition stm32l1_clock.h:58

◆ STM32_CLOCK_BUS_AHB1

#define STM32_CLOCK_BUS_AHB1   0x01c

Bus gatting clocks.

◆ STM32_CLOCK_BUS_APB1

#define STM32_CLOCK_BUS_APB1   0x024

◆ STM32_CLOCK_BUS_APB2

#define STM32_CLOCK_BUS_APB2   0x020

◆ STM32_CLOCK_MASK_MASK

#define STM32_CLOCK_MASK_MASK   0x7U

◆ STM32_CLOCK_MASK_SHIFT

#define STM32_CLOCK_MASK_SHIFT   13U

◆ STM32_CLOCK_REG_MASK

#define STM32_CLOCK_REG_MASK   0xFFU

◆ STM32_CLOCK_REG_SHIFT

#define STM32_CLOCK_REG_SHIFT   0U

◆ STM32_CLOCK_SHIFT_MASK

#define STM32_CLOCK_SHIFT_MASK   0x1FU

◆ STM32_CLOCK_SHIFT_SHIFT

#define STM32_CLOCK_SHIFT_SHIFT   8U

◆ STM32_CLOCK_VAL_MASK

#define STM32_CLOCK_VAL_MASK   0x7U

◆ STM32_CLOCK_VAL_SHIFT

#define STM32_CLOCK_VAL_SHIFT   16U

◆ STM32_DOMAIN_CLOCK

#define STM32_DOMAIN_CLOCK ( val,
mask,
shift,
reg )
Value:
#define STM32_CLOCK_SHIFT_SHIFT
Definition stm32l1_clock.h:32
#define STM32_CLOCK_REG_SHIFT
Definition stm32l1_clock.h:30
#define STM32_CLOCK_REG_MASK
Definition stm32l1_clock.h:29
#define STM32_CLOCK_MASK_MASK
Definition stm32l1_clock.h:33
#define STM32_CLOCK_VAL_MASK
Definition stm32l1_clock.h:35
#define STM32_CLOCK_MASK_SHIFT
Definition stm32l1_clock.h:34
#define STM32_CLOCK_VAL_SHIFT
Definition stm32l1_clock.h:36
#define STM32_CLOCK_SHIFT_MASK
Definition stm32l1_clock.h:31

STM32 clock configuration bit field.

  • reg (1/2/3) [ 0 : 7 ]
  • shift (0..31) [ 8 : 12 ]
  • mask (0x1, 0x3, 0x7) [ 13 : 15 ]
  • val (0..7) [ 16 : 18 ]
Parameters
regRCC_CCIPRx register offset
shiftPosition within RCC_CCIPRx.
maskMask for the RCC_CCIPRx field.
valClock value (0, 1, ... 7).

◆ STM32_PERIPH_BUS_MAX

#define STM32_PERIPH_BUS_MAX   STM32_CLOCK_BUS_APB1

◆ STM32_PERIPH_BUS_MIN

#define STM32_PERIPH_BUS_MIN   STM32_CLOCK_BUS_AHB1

◆ STM32_SRC_HSE

#define STM32_SRC_HSE   (STM32_SRC_LSI + 1)

Domain clocks.

System clock Fixed clocks

◆ STM32_SRC_HSI

#define STM32_SRC_HSI   (STM32_SRC_HSE + 1)