Zephyr API Documentation 4.2.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
esp-esp32h2-intmux.h
Go to the documentation of this file.
1/*
2 * Copyright (c) 2025 Espressif Systems (Shanghai) Co., Ltd.
3 *
4 * SPDX-License-Identifier: Apache-2.0
5 */
6
7#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_ESP32H2_INTMUX_H_
8#define ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_ESP32H2_INTMUX_H_
9
10#define PMU_INTR_SOURCE 0
11#define EFUSE_INTR_SOURCE 1
12#define LP_RTC_TIMER_INTR_SOURCE 2
13#define LP_BLE_TIMER_INTR_SOURCE 3
14#define LP_WDT_INTR_SOURCE 4
15#define LP_PERI_TIMEOUT_INTR_SOURCE 5
16#define LP_APM_M0_INTR_SOURCE 6
17#define FROM_CPU_INTR0_SOURCE 7
18#define FROM_CPU_INTR1_SOURCE 8
19#define FROM_CPU_INTR2_SOURCE 9
20#define FROM_CPU_INTR3_SOURCE 10
21#define ASSIST_DEBUG_INTR_SOURCE 11
22#define TRACE_INTR_SOURCE 12
23#define CACHE_INTR_SOURCE 13
24#define CPU_PERI_TIMEOUT_INTR_SOURCE 14
25#define BT_MAC_INTR_SOURCE 15
26#define BT_BB_INTR_SOURCE 16
27#define BT_BB_NMI_INTR_SOURCE 17
28#define COEX_INTR_SOURCE 18
29#define BLE_TIMER_INTR_SOURCE 19
30#define BLE_SEC_INTR_SOURCE 20
31#define ZB_MAC_INTR_SOURCE 21
32#define GPIO_INTR_SOURCE 22
33#define GPIO_NMI_SOURCE 23
34#define PAU_INTR_SOURCE 24
35#define HP_PERI_TIMEOUT_INTR_SOURCE 25
36#define HP_APM_M0_INTR_SOURCE 26
37#define HP_APM_M1_INTR_SOURCE 27
38#define HP_APM_M2_INTR_SOURCE 28
39#define HP_APM_M3_INTR_SOURCE 29
40#define MSPI_INTR_SOURCE 30
41#define I2S1_INTR_SOURCE 31
42#define UHCI0_INTR_SOURCE 32
43#define UART0_INTR_SOURCE 33
44#define UART1_INTR_SOURCE 34
45#define LEDC_INTR_SOURCE 35
46#define TWAI0_INTR_SOURCE 36
47#define USB_SERIAL_JTAG_INTR_SOURCE 37
48#define RMT_INTR_SOURCE 38
49#define I2C_EXT0_INTR_SOURCE 39
50#define I2C_EXT1_INTR_SOURCE 40
51#define TG0_T0_LEVEL_INTR_SOURCE 41
52#define TG0_WDT_LEVEL_INTR_SOURCE 42
53#define TG1_T0_LEVEL_INTR_SOURCE 43
54#define TG1_WDT_LEVEL_INTR_SOURCE 44
55#define SYSTIMER_TARGET0_EDGE_INTR_SOURCE 45
56#define SYSTIMER_TARGET1_EDGE_INTR_SOURCE 46
57#define SYSTIMER_TARGET2_EDGE_INTR_SOURCE 47
58#define APB_ADC_INTR_SOURCE 48
59#define MCPWM0_INTR_SOURCE 49
60#define PCNT_INTR_SOURCE 50
61#define PARL_IO_TX_INTR_SOURCE 51
62#define PARL_IO_RX_INTR_SOURCE 52
63#define DMA_IN_CH0_INTR_SOURCE 53
64#define DMA_IN_CH1_INTR_SOURCE 54
65#define DMA_IN_CH2_INTR_SOURCE 55
66#define DMA_OUT_CH0_INTR_SOURCE 56
67#define DMA_OUT_CH1_INTR_SOURCE 57
68#define DMA_OUT_CH2_INTR_SOURCE 58
69#define GSPI2_INTR_SOURCE 59
70#define AES_INTR_SOURCE 60
71#define SHA_INTR_SOURCE 61
72#define RSA_INTR_SOURCE 62
73#define ECC_INTR_SOURCE 63
74#define ECDSA_INTR_SOURCE 64
75#define MAX_INTR_SOURCE 65
76
77/* Zero will allocate low/medium levels of priority (ESP_INTR_FLAG_LOWMED) */
78#define IRQ_DEFAULT_PRIORITY 0
79
80#define ESP_INTR_FLAG_SHARED (1 << 8) /* Interrupt can be shared between ISRs */
81
82#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_ESP32H2_INTMUX_H_ */