microchip,xec-pcr

Overview

Name:

microchip,xec-pcr

Vendor:

Microchip Technology Inc.

Used in:

List of boards using this compatible

Driver:

drivers/clock_control/clock_control_mchp_xec.c

Description

Microchip XEC Power Clock Reset and VBAT register (PCR)

Properties

Node specific propertiesDeprecated node specific propertiesBase properties

Properties not inherited from the base binding file.

Name	Type	Details
girqs	array	PCR clock monitor encoded GIRQ number and bit position. Note: MEC15xx PCR does not implement the clock monitor and has no interrupt.
hibtimer-handle	phandle	Handle to a hibernation timer node used by clock control for timeouts during clock configuration.
core-clock-div	int	The core clock source is SoC dependent: 48 MHz on MEC15xx, and 48 or 96 MHz on MEC172x and MEC174x/5x/1653B depending on configuration. Allowed divider values: 1, 4, 16, 48, plus 3 on MEC15xx or 2 on MEC172x/4x/5x/1653B. This property is required.
slow-clock-div	int	PWM and TACH clock domain divided down from 48 MHz AHB clock. The default value is 480 for 100 kHz.
pll-32k-src	int	32 KHz clock source for PLL This property is required.
periph-32k-src	int	32 KHz clock source for peripherals This property is required.
xtal-gain	string	Crystal input amplifier circuit gain Legal values: 4X, 3X, 2X, 1X
xtal-single-ended	boolean	Use single ended crystal connection to XTAL2 pin.
clk32kmon-period-min	int	32KHz clock monitor minimum valid 32KHz period in 48MHz units This property is required.
clk32kmon-period-max	int	32KHz clock monitor maximum valid 32KHz period in 48MHz units This property is required.
clk32kmon-duty-cycle-var-max	int	Maximum duty cycle variation. Difference in units of 48HMz between the measured 32KHz high and low pulse widths. This property is required.
clk32kmon-valid-min	int	Minimum number of consecutive 32KHz pulses that pass all monitor tests This property is required.
xtal-enable-delay-ms	int	Delay in milliseconds after crystal is started and before crystal is checked. This property is required.
xtal-monitor-max-ms	int	Time interval in milliseconds the driver will check crystal is within specified bounds (stable). Default value: 400
pll-lock-timeout-ms	int	Timeout in milliseconds waiting for PLL to lock to new clock source. This property is required.
internal-osc-disable	boolean	If the internal silicon 32KHz oscillator is not chosen as the source for PLL and Periheral devices then disable the internal 32KHz oscillator to save power.
xtal-hi-startup-current-disable	boolean	If present disable crystal high startup current afer the crytal is stable and PLL has locked.
pll-src-lock	boolean	If present the driver will lock the PLL clock source register after configuration.
silosc-en-lock	boolean	If present after clock configuration the driver will lock the 32KHz internal silicon OSC enable bit.
#clock-cells	int	Number of items to expect in a Clock specifier This property is required. Constant value: 3
pinctrl-0	phandles	Pin configuration/s for the first state. Content is specific to the selected pin controller driver implementation.
pinctrl-1	phandles	Pin configuration/s for the second state. See pinctrl-0.
pinctrl-2	phandles	Pin configuration/s for the third state. See pinctrl-0.
pinctrl-3	phandles	Pin configuration/s for the fourth state. See pinctrl-0.
pinctrl-4	phandles	Pin configuration/s for the fifth state. See pinctrl-0.
pinctrl-names	string-array	Names for the provided states. The number of names needs to match the number of states.

Specifier cell names

• clock cells: regidx, bitpos, clkid