Zephyr API Documentation
4.4.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
renesas_rza2m_dma.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2025 Renesas Electronics Corporation
3
*
4
* SPDX-License-Identifier: Apache-2.0
5
*/
6
15
16
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_DMA_RENESAS_RZA2M_H_
17
#define ZEPHYR_INCLUDE_DT_BINDINGS_DMA_RENESAS_RZA2M_H_
18
20
22
#define RZA2M_DMA_F_LVL_EDGE 0x0U
24
#define RZA2M_DMA_F_LVL_LEVEL 0x10000U
26
#define RZA2M_DMA_F_AM_NONE 0x0U
28
#define RZA2M_DMA_F_AM_LEVEL 0x20000U
30
#define RZA2M_DMA_F_AM_BUS 0x40000U
32
#define RZA2M_DMA_F_AM_NO_ACK 0x80000U
34
#define RZA2M_DMA_F_REQD_AUTO 0x0U
36
#define RZA2M_DMA_F_REQD_SRC 0x100000U
38
#define RZA2M_DMA_F_REQD_DST 0x200000U
39
41
51
52
#define RZA2M_DMA_RS(dmars, lvl, am, reqd) (((dmars) & 0xFFFFU) | (lvl) | (am) | (reqd))
53
55
#define RZA2M_DMA_MEM_2_MEM 0x0U
56
58
#define RZA2M_DMA_RS_OSTM0TINT \
59
RZA2M_DMA_RS(0x023U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_AUTO)
60
61
#define RZA2M_DMA_RS_OSTM1TINT \
62
RZA2M_DMA_RS(0x027U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_AUTO)
63
64
#define RZA2M_DMA_RS_OSTM2TINT \
65
RZA2M_DMA_RS(0x02BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_AUTO)
66
68
#define RZA2M_DMA_RS_TGIA_0 \
69
RZA2M_DMA_RS(0x043U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
70
71
#define RZA2M_DMA_RS_TGIB_0 \
72
RZA2M_DMA_RS(0x047U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
73
74
#define RZA2M_DMA_RS_TGIC_0 \
75
RZA2M_DMA_RS(0x04BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
76
77
#define RZA2M_DMA_RS_TGID_0 \
78
RZA2M_DMA_RS(0x04FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
79
81
#define RZA2M_DMA_RS_TGIA_1 \
82
RZA2M_DMA_RS(0x053U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
83
84
#define RZA2M_DMA_RS_TGIB_1 \
85
RZA2M_DMA_RS(0x057U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
86
88
#define RZA2M_DMA_RS_TGIA_2 \
89
RZA2M_DMA_RS(0x05BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
90
91
#define RZA2M_DMA_RS_TGIB_2 \
92
RZA2M_DMA_RS(0x05FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
93
95
#define RZA2M_DMA_RS_TGIA_3 \
96
RZA2M_DMA_RS(0x063U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
97
98
#define RZA2M_DMA_RS_TGIB_3 \
99
RZA2M_DMA_RS(0x067U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
100
101
#define RZA2M_DMA_RS_TGIC_3 \
102
RZA2M_DMA_RS(0x06BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
103
104
#define RZA2M_DMA_RS_TGID_3 \
105
RZA2M_DMA_RS(0x06FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
106
108
#define RZA2M_DMA_RS_TGIA_4 \
109
RZA2M_DMA_RS(0x073U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
110
111
#define RZA2M_DMA_RS_TGIB_4 \
112
RZA2M_DMA_RS(0x077U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
113
114
#define RZA2M_DMA_RS_TGIC_4 \
115
RZA2M_DMA_RS(0x07BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
116
117
#define RZA2M_DMA_RS_TGID_4 \
118
RZA2M_DMA_RS(0x07FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
119
120
#define RZA2M_DMA_RS_TCIV_4 \
121
RZA2M_DMA_RS(0x083U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
122
124
#define RZA2M_DMA_RS_TGIU_5 \
125
RZA2M_DMA_RS(0x087U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
126
127
#define RZA2M_DMA_RS_TGIV_5 \
128
RZA2M_DMA_RS(0x08BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
129
130
#define RZA2M_DMA_RS_TGIW_5 \
131
RZA2M_DMA_RS(0x08FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
132
134
#define RZA2M_DMA_RS_TGIA_6 \
135
RZA2M_DMA_RS(0x093U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
136
137
#define RZA2M_DMA_RS_TGIB_6 \
138
RZA2M_DMA_RS(0x097U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
139
140
#define RZA2M_DMA_RS_TGIC_6 \
141
RZA2M_DMA_RS(0x09BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
142
143
#define RZA2M_DMA_RS_TGID_6 \
144
RZA2M_DMA_RS(0x09FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
145
147
#define RZA2M_DMA_RS_TGIA_7 \
148
RZA2M_DMA_RS(0x0A3U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
149
150
#define RZA2M_DMA_RS_TGIB_7 \
151
RZA2M_DMA_RS(0x0A7U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
152
153
#define RZA2M_DMA_RS_TGIC_7 \
154
RZA2M_DMA_RS(0x0ABU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
155
156
#define RZA2M_DMA_RS_TGID_7 \
157
RZA2M_DMA_RS(0x0AFU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
158
159
#define RZA2M_DMA_RS_TCIV_7 \
160
RZA2M_DMA_RS(0x0B3U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
161
163
#define RZA2M_DMA_RS_TGIA_8 \
164
RZA2M_DMA_RS(0x0B7U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
165
166
#define RZA2M_DMA_RS_TGIB_8 \
167
RZA2M_DMA_RS(0x0BBU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
168
169
#define RZA2M_DMA_RS_TGIC_8 \
170
RZA2M_DMA_RS(0x0BFU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
171
172
#define RZA2M_DMA_RS_TGID_8 \
173
RZA2M_DMA_RS(0x0C3U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
174
176
#define RZA2M_DMA_RS_CCMPA_0 \
177
RZA2M_DMA_RS(0x0C7U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
178
179
#define RZA2M_DMA_RS_CCMPB_0 \
180
RZA2M_DMA_RS(0x0CBU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
181
182
#define RZA2M_DMA_RS_CMPC_0 \
183
RZA2M_DMA_RS(0x0CFU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
184
185
#define RZA2M_DMA_RS_CMPD_0 \
186
RZA2M_DMA_RS(0x0D3U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
187
188
#define RZA2M_DMA_RS_CMPE_0 \
189
RZA2M_DMA_RS(0x0E3U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
190
191
#define RZA2M_DMA_RS_CMPF_0 \
192
RZA2M_DMA_RS(0x0E7U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
193
194
#define RZA2M_DMA_RS_ADTRGA_0 \
195
RZA2M_DMA_RS(0x0EBU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
196
197
#define RZA2M_DMA_RS_ADTRGB_0 \
198
RZA2M_DMA_RS(0x0EFU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
199
200
#define RZA2M_DMA_RS_OVF_0 \
201
RZA2M_DMA_RS(0x0F3U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
202
203
#define RZA2M_DMA_RS_UNF_0 \
204
RZA2M_DMA_RS(0x0F7U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
205
207
#define RZA2M_DMA_RS_CCMPA_1 \
208
RZA2M_DMA_RS(0x0FBU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
209
210
#define RZA2M_DMA_RS_CCMPB_1 \
211
RZA2M_DMA_RS(0x0FFU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
212
213
#define RZA2M_DMA_RS_CMPC_1 \
214
RZA2M_DMA_RS(0x103U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
215
216
#define RZA2M_DMA_RS_CMPD_1 \
217
RZA2M_DMA_RS(0x107U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
218
219
#define RZA2M_DMA_RS_CMPE_1 \
220
RZA2M_DMA_RS(0x117U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
221
222
#define RZA2M_DMA_RS_CMPF_1 \
223
RZA2M_DMA_RS(0x11BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
224
225
#define RZA2M_DMA_RS_ADTRGA_1 \
226
RZA2M_DMA_RS(0x11FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
227
228
#define RZA2M_DMA_RS_ADTRGB_1 \
229
RZA2M_DMA_RS(0x123U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
230
231
#define RZA2M_DMA_RS_OVF_1 \
232
RZA2M_DMA_RS(0x127U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
233
234
#define RZA2M_DMA_RS_UNF_1 \
235
RZA2M_DMA_RS(0x12BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
236
238
#define RZA2M_DMA_RS_CCMPA_2 \
239
RZA2M_DMA_RS(0x12FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
240
241
#define RZA2M_DMA_RS_CCMPB_2 \
242
RZA2M_DMA_RS(0x133U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
243
244
#define RZA2M_DMA_RS_CMPC_2 \
245
RZA2M_DMA_RS(0x137U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
246
247
#define RZA2M_DMA_RS_CMPD_2 \
248
RZA2M_DMA_RS(0x13BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
249
250
#define RZA2M_DMA_RS_CMPE_2 \
251
RZA2M_DMA_RS(0x14BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
252
253
#define RZA2M_DMA_RS_CMPF_2 \
254
RZA2M_DMA_RS(0x14FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
255
256
#define RZA2M_DMA_RS_ADTRGA_2 \
257
RZA2M_DMA_RS(0x153U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
258
259
#define RZA2M_DMA_RS_ADTRGB_2 \
260
RZA2M_DMA_RS(0x157U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
261
262
#define RZA2M_DMA_RS_OVF_2 \
263
RZA2M_DMA_RS(0x15BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
264
265
#define RZA2M_DMA_RS_UNF_2 \
266
RZA2M_DMA_RS(0x15FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
267
269
#define RZA2M_DMA_RS_CCMPA_3 \
270
RZA2M_DMA_RS(0x163U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
271
272
#define RZA2M_DMA_RS_CCMPB_3 \
273
RZA2M_DMA_RS(0x167U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
274
275
#define RZA2M_DMA_RS_CMPC_3 \
276
RZA2M_DMA_RS(0x16BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
277
278
#define RZA2M_DMA_RS_CMPD_3 \
279
RZA2M_DMA_RS(0x16FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
280
281
#define RZA2M_DMA_RS_CMPE_3 \
282
RZA2M_DMA_RS(0x17FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
283
284
#define RZA2M_DMA_RS_CMPF_3 \
285
RZA2M_DMA_RS(0x183U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
286
287
#define RZA2M_DMA_RS_ADTRGA_3 \
288
RZA2M_DMA_RS(0x187U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
289
290
#define RZA2M_DMA_RS_ADTRGB_3 \
291
RZA2M_DMA_RS(0x18BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
292
293
#define RZA2M_DMA_RS_OVF_3 \
294
RZA2M_DMA_RS(0x18FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
295
296
#define RZA2M_DMA_RS_UNF_3 \
297
RZA2M_DMA_RS(0x193U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
298
300
#define RZA2M_DMA_RS_CCMPA_4 \
301
RZA2M_DMA_RS(0x197U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
302
303
#define RZA2M_DMA_RS_CCMPB_4 \
304
RZA2M_DMA_RS(0x19BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
305
306
#define RZA2M_DMA_RS_CMPC_4 \
307
RZA2M_DMA_RS(0x19FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
308
309
#define RZA2M_DMA_RS_CMPD_4 \
310
RZA2M_DMA_RS(0x1A3U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
311
312
#define RZA2M_DMA_RS_CMPE_4 \
313
RZA2M_DMA_RS(0x1B3U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
314
315
#define RZA2M_DMA_RS_CMPF_4 \
316
RZA2M_DMA_RS(0x1B7U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
317
318
#define RZA2M_DMA_RS_ADTRGA_4 \
319
RZA2M_DMA_RS(0x1BBU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
320
321
#define RZA2M_DMA_RS_ADTRGB_4 \
322
RZA2M_DMA_RS(0x1BFU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
323
324
#define RZA2M_DMA_RS_OVF_4 \
325
RZA2M_DMA_RS(0x1C3U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
326
327
#define RZA2M_DMA_RS_UNF_4 \
328
RZA2M_DMA_RS(0x1C7U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
329
331
#define RZA2M_DMA_RS_CCMPA_5 \
332
RZA2M_DMA_RS(0x1CBU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
333
334
#define RZA2M_DMA_RS_CCMPB_5 \
335
RZA2M_DMA_RS(0x1CFU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
336
337
#define RZA2M_DMA_RS_CMPC_5 \
338
RZA2M_DMA_RS(0x1D3U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
339
340
#define RZA2M_DMA_RS_CMPD_5 \
341
RZA2M_DMA_RS(0x1D7U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
342
343
#define RZA2M_DMA_RS_CMPE_5 \
344
RZA2M_DMA_RS(0x1E7U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
345
346
#define RZA2M_DMA_RS_CMPF_5 \
347
RZA2M_DMA_RS(0x1EBU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
348
349
#define RZA2M_DMA_RS_ADTRGA_5 \
350
RZA2M_DMA_RS(0x1EFU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
351
352
#define RZA2M_DMA_RS_ADTRGB_5 \
353
RZA2M_DMA_RS(0x1F3U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
354
355
#define RZA2M_DMA_RS_OVF_5 \
356
RZA2M_DMA_RS(0x1F7U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
357
358
#define RZA2M_DMA_RS_UNF_5 \
359
RZA2M_DMA_RS(0x1FBU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
360
362
#define RZA2M_DMA_RS_CCMPA_6 \
363
RZA2M_DMA_RS(0x1FFU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
364
365
#define RZA2M_DMA_RS_CCMPB_6 \
366
RZA2M_DMA_RS(0x203U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
367
368
#define RZA2M_DMA_RS_CMPC_6 \
369
RZA2M_DMA_RS(0x207U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
370
371
#define RZA2M_DMA_RS_CMPD_6 \
372
RZA2M_DMA_RS(0x20BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
373
374
#define RZA2M_DMA_RS_CMPE_6 \
375
RZA2M_DMA_RS(0x21BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
376
377
#define RZA2M_DMA_RS_CMPF_6 \
378
RZA2M_DMA_RS(0x21FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
379
380
#define RZA2M_DMA_RS_ADTRGA_6 \
381
RZA2M_DMA_RS(0x223U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
382
383
#define RZA2M_DMA_RS_ADTRGB_6 \
384
RZA2M_DMA_RS(0x227U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
385
386
#define RZA2M_DMA_RS_OVF_6 \
387
RZA2M_DMA_RS(0x22BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
388
389
#define RZA2M_DMA_RS_UNF_6 \
390
RZA2M_DMA_RS(0x22FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
391
393
#define RZA2M_DMA_RS_CCMPA_7 \
394
RZA2M_DMA_RS(0x233U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
395
396
#define RZA2M_DMA_RS_CCMPB_7 \
397
RZA2M_DMA_RS(0x237U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
398
399
#define RZA2M_DMA_RS_CMPC_7 \
400
RZA2M_DMA_RS(0x23BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
401
402
#define RZA2M_DMA_RS_CMPD_7 \
403
RZA2M_DMA_RS(0x23FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
404
405
#define RZA2M_DMA_RS_CMPE_7 \
406
RZA2M_DMA_RS(0x24FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
407
408
#define RZA2M_DMA_RS_CMPF_7 \
409
RZA2M_DMA_RS(0x253U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
410
411
#define RZA2M_DMA_RS_ADTRGA_7 \
412
RZA2M_DMA_RS(0x257U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
413
414
#define RZA2M_DMA_RS_ADTRGB_7 \
415
RZA2M_DMA_RS(0x25BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
416
417
#define RZA2M_DMA_RS_OVF_7 \
418
RZA2M_DMA_RS(0x25FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
419
420
#define RZA2M_DMA_RS_UNF_7 \
421
RZA2M_DMA_RS(0x263U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
422
424
#define RZA2M_DMA_RS_S12ADI_0 \
425
RZA2M_DMA_RS(0x267U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_SRC)
426
427
#define RZA2M_DMA_RS_S12GBADI_0 \
428
RZA2M_DMA_RS(0x26BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_SRC)
429
430
#define RZA2M_DMA_RS_S12GCADI_0 \
431
RZA2M_DMA_RS(0x26FU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_SRC)
432
434
#define RZA2M_DMA_RS_INT_SSIF_DMA_RX_0 \
435
RZA2M_DMA_RS(0x272U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
436
437
#define RZA2M_DMA_RS_INT_SSIF_DMA_TX_0 \
438
RZA2M_DMA_RS(0x271U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
439
440
#define RZA2M_DMA_RS_INT_SSIF_DMA_RX_1 \
441
RZA2M_DMA_RS(0x276U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
442
443
#define RZA2M_DMA_RS_INT_SSIF_DMA_TX_1 \
444
RZA2M_DMA_RS(0x275U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
445
446
#define RZA2M_DMA_RS_INT_SSIF_DMA_RX_2 \
447
RZA2M_DMA_RS(0x27BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
448
449
#define RZA2M_DMA_RS_INT_SSIF_DMA_TX_2 \
450
RZA2M_DMA_RS(0x27BU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
451
452
#define RZA2M_DMA_RS_INT_SSIF_DMA_RX_3 \
453
RZA2M_DMA_RS(0x27EU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
454
455
#define RZA2M_DMA_RS_INT_SSIF_DMA_TX_3 \
456
RZA2M_DMA_RS(0x27DU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
457
459
#define RZA2M_DMA_RS_SPDIFTXI \
460
RZA2M_DMA_RS(0x283U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
461
462
#define RZA2M_DMA_RS_SPDIFRXI \
463
RZA2M_DMA_RS(0x287U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
464
466
#define RZA2M_DMA_RS_INTRIIC_RI0 \
467
RZA2M_DMA_RS(0x28AU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
468
469
#define RZA2M_DMA_RS_INTRIIC_TI0 \
470
RZA2M_DMA_RS(0x289U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
471
472
#define RZA2M_DMA_RS_INTRIIC_RI1 \
473
RZA2M_DMA_RS(0x28EU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
474
475
#define RZA2M_DMA_RS_INTRIIC_TI1 \
476
RZA2M_DMA_RS(0x28DU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
477
478
#define RZA2M_DMA_RS_INTRIIC_RI2 \
479
RZA2M_DMA_RS(0x292U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
480
481
#define RZA2M_DMA_RS_INTRIIC_TI2 \
482
RZA2M_DMA_RS(0x291U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
483
484
#define RZA2M_DMA_RS_INTRIIC_RI3 \
485
RZA2M_DMA_RS(0x296U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
486
487
#define RZA2M_DMA_RS_INTRIIC_TI3 \
488
RZA2M_DMA_RS(0x295U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
489
491
#define RZA2M_DMA_RS_RXI0 \
492
RZA2M_DMA_RS(0x29AU, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_NO_ACK, RZA2M_DMA_F_REQD_SRC)
493
494
#define RZA2M_DMA_RS_TXI0 \
495
RZA2M_DMA_RS(0x299U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_NO_ACK, RZA2M_DMA_F_REQD_DST)
496
497
#define RZA2M_DMA_RS_RXI1 \
498
RZA2M_DMA_RS(0x29EU, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_NO_ACK, RZA2M_DMA_F_REQD_SRC)
499
500
#define RZA2M_DMA_RS_TXI1 \
501
RZA2M_DMA_RS(0x29DU, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_NO_ACK, RZA2M_DMA_F_REQD_DST)
502
503
#define RZA2M_DMA_RS_RXI2 \
504
RZA2M_DMA_RS(0x2A2U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_NO_ACK, RZA2M_DMA_F_REQD_SRC)
505
506
#define RZA2M_DMA_RS_TXI2 \
507
RZA2M_DMA_RS(0x2A1U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_NO_ACK, RZA2M_DMA_F_REQD_DST)
508
509
#define RZA2M_DMA_RS_RXI3 \
510
RZA2M_DMA_RS(0x2A6U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_NO_ACK, RZA2M_DMA_F_REQD_SRC)
511
512
#define RZA2M_DMA_RS_TXI3 \
513
RZA2M_DMA_RS(0x2A5U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_NO_ACK, RZA2M_DMA_F_REQD_DST)
514
515
#define RZA2M_DMA_RS_RXI4 \
516
RZA2M_DMA_RS(0x2AAU, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_NO_ACK, RZA2M_DMA_F_REQD_SRC)
517
518
#define RZA2M_DMA_RS_TXI4 \
519
RZA2M_DMA_RS(0x2A9U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_NO_ACK, RZA2M_DMA_F_REQD_DST)
520
522
#define RZA2M_DMA_RS_RXF_DMA0 \
523
RZA2M_DMA_RS(0x2AFU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
524
525
#define RZA2M_DMA_RS_RXF_DMA1 \
526
RZA2M_DMA_RS(0x2B3U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
527
528
#define RZA2M_DMA_RS_RXF_DMA2 \
529
RZA2M_DMA_RS(0x2B7U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
530
531
#define RZA2M_DMA_RS_RXF_DMA3 \
532
RZA2M_DMA_RS(0x2BBU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
533
534
#define RZA2M_DMA_RS_RXF_DMA4 \
535
RZA2M_DMA_RS(0x2BFU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
536
537
#define RZA2M_DMA_RS_RXF_DMA5 \
538
RZA2M_DMA_RS(0x2C3U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
539
540
#define RZA2M_DMA_RS_RXF_DMA6 \
541
RZA2M_DMA_RS(0x2C7U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
542
543
#define RZA2M_DMA_RS_RXF_DMA7 \
544
RZA2M_DMA_RS(0x2CBU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
545
546
#define RZA2M_DMA_RS_COM_DMA0 \
547
RZA2M_DMA_RS(0x2CFU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
548
549
#define RZA2M_DMA_RS_COM_DMA1 \
550
RZA2M_DMA_RS(0x2D3U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
551
553
#define RZA2M_DMA_RS_SPRI0 \
554
RZA2M_DMA_RS(0x2D6U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
555
556
#define RZA2M_DMA_RS_SPTI0 \
557
RZA2M_DMA_RS(0x2D5U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
558
559
#define RZA2M_DMA_RS_SPRI1 \
560
RZA2M_DMA_RS(0x2DAU, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
561
562
#define RZA2M_DMA_RS_SPTI1 \
563
RZA2M_DMA_RS(0x2D9U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
564
565
#define RZA2M_DMA_RS_SPRI2 \
566
RZA2M_DMA_RS(0x2DEU, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
567
568
#define RZA2M_DMA_RS_SPTI2 \
569
RZA2M_DMA_RS(0x2DDU, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
570
572
#define RZA2M_DMA_RS_SCI_RXI0 \
573
RZA2M_DMA_RS(0x2E2U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
574
575
#define RZA2M_DMA_RS_SCI_TXI0 \
576
RZA2M_DMA_RS(0x2E1U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
577
578
#define RZA2M_DMA_RS_SCI_RXI1 \
579
RZA2M_DMA_RS(0x2E6U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
580
581
#define RZA2M_DMA_RS_SCI_TXI1 \
582
RZA2M_DMA_RS(0x2E5U, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
583
585
#define RZA2M_DMA_RS_IPLS \
586
RZA2M_DMA_RS(0x2EBU, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_LEVEL, RZA2M_DMA_F_REQD_AUTO)
587
589
#define RZA2M_DMA_RS_TILE_0_PAFI \
590
RZA2M_DMA_RS(0x3CEU, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
591
592
#define RZA2M_DMA_RS_TILE_0_PAEI \
593
RZA2M_DMA_RS(0x3CDU, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
594
595
#define RZA2M_DMA_RS_TILE_1_PAFI \
596
RZA2M_DMA_RS(0x3D2U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
597
598
#define RZA2M_DMA_RS_TILE_1_PAEI \
599
RZA2M_DMA_RS(0x3D1U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
600
601
#define RZA2M_DMA_RS_TILE_2_PAFI \
602
RZA2M_DMA_RS(0x3D6U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
603
604
#define RZA2M_DMA_RS_TILE_2_PAEI \
605
RZA2M_DMA_RS(0x3D5U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
606
607
#define RZA2M_DMA_RS_TILE_3_PAFI \
608
RZA2M_DMA_RS(0x3DAU, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
609
610
#define RZA2M_DMA_RS_TILE_3_PAEI \
611
RZA2M_DMA_RS(0x3D9U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
612
613
#define RZA2M_DMA_RS_TILE_4_PAFI \
614
RZA2M_DMA_RS(0x3DEU, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
615
616
#define RZA2M_DMA_RS_TILE_4_PAEI \
617
RZA2M_DMA_RS(0x3DDU, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
618
619
#define RZA2M_DMA_RS_TILE_5_PAFI \
620
RZA2M_DMA_RS(0x3E2U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_SRC)
621
622
#define RZA2M_DMA_RS_TILE_5_PAEI \
623
RZA2M_DMA_RS(0x3E1U, RZA2M_DMA_F_LVL_LEVEL, RZA2M_DMA_F_AM_BUS, RZA2M_DMA_F_REQD_DST)
624
626
#define RZA2M_DMA_DMARS_EXT_DREQ0 0x003U
627
629
#define RZA2M_DMA_RS_DREQ0 \
630
RZA2M_DMA_RS(RZA2M_DMA_DMARS_EXT_DREQ0, RZA2M_DMA_F_LVL_EDGE, RZA2M_DMA_F_AM_NONE, \
631
RZA2M_DMA_F_REQD_AUTO)
632
633
#endif
/* ZEPHYR_INCLUDE_DT_BINDINGS_DMA_RENESAS_RZA2M_H_ */
zephyr
dt-bindings
dma
renesas_rza2m_dma.h
Generated on
for Zephyr API Documentation by
1.16.1