Zephyr API Documentation
4.1.99
A Scalable Open Source RTOS
4.1.99
Toggle main menu visibility
Main Page
Related Pages
Topics
Data Structures
Data Structures
Data Structure Index
Data Fields
All
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Functions
Variables
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Enumerations
Enumerator
Files
File List
Globals
All
$
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
Functions
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
Variables
$
a
b
c
d
f
g
h
i
k
l
m
n
o
p
r
s
t
u
x
z
Typedefs
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
Enumerations
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
r
s
t
u
v
w
x
z
Enumerator
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
r
s
t
u
v
w
x
z
Macros
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
▼
Zephyr API Documentation
►
Introduction
Deprecated List
►
Topics
►
Data Structures
▼
Files
▼
File List
►
doc
►
kernel
►
lib
►
subsys
▼
zephyr
►
acpi
►
app_memory
►
arch
►
audio
►
bluetooth
►
canbus
►
console
►
crypto
►
data
►
debug
►
devicetree
►
dfu
►
display
►
drivers
►
dsp
▼
dt-bindings
►
acpi
►
adc
►
battery
►
clock
►
comparator
►
dac
►
dai
►
display
►
dma
►
espi
►
ethernet
►
flash_controller
►
gnss
►
gpio
►
i2c
►
input
►
inputmux
►
interrupt-controller
►
ipc_service
►
led
►
lora
►
lvgl
►
memory-attr
►
memory-controller
►
mfd
►
mipi_dbi
►
mipi_dsi
►
misc
►
pcie
►
pinctrl
►
power
►
pwm
►
qspi
►
rdc
►
regulator
►
reserved-memory
▼
reset
►
ast10x0_reset.h
►
gd32-common.h
►
gd32a50x.h
►
gd32e10x.h
►
gd32e50x.h
►
gd32f3x0.h
►
gd32f403.h
►
gd32f4xx.h
►
gd32l23x.h
►
gd32vf103.h
►
intel_socfpga_reset.h
►
npcx4_reset.h
►
npcx7_reset.h
►
npcx9_reset.h
►
numaker_m2l31x_reset.h
►
numaker_m46x_reset.h
►
numaker_m55m1x_reset.h
►
nxp_syscon_reset_common.h
►
rp2040_reset.h
►
rp2350_reset.h
►
stm32-common.h
►
stm32c0_reset.h
►
stm32f0_1_3_reset.h
►
stm32f2_4_7_reset.h
►
stm32g0_reset.h
►
stm32g4_l4_5_reset.h
►
stm32h5_reset.h
►
stm32h7_reset.h
►
stm32h7rs_reset.h
►
stm32l0_reset.h
►
stm32l1_reset.h
►
stm32mp13_reset.h
►
stm32mp1_reset.h
►
stm32n6_reset.h
►
stm32u0_reset.h
►
stm32u5_reset.h
►
stm32wb0_reset.h
►
stm32wb_l_reset.h
►
stm32wba_reset.h
►
sensor
►
spi
►
timer
►
usb
►
usb-c
►
video
dt-util.h
►
fs
►
input
►
internal
►
ipc
►
kernel
►
linker
►
llext
►
logging
►
lorawan
►
math
►
mem_mgmt
►
mgmt
►
misc
►
modbus
►
modem
►
multi_heap
►
net
►
platform
►
pm
►
pmci
►
portability
►
posix
►
psa
►
random
►
retention
►
rtio
►
sd
►
sensing
►
settings
►
shell
►
sip_svc
►
stats
►
storage
►
sys
►
task_wdt
►
timing
►
toolchain
►
tracing
►
usb
►
usb_c
►
xen
►
zbus
►
zvfs
►
bindesc.h
►
cache.h
►
device.h
►
devicetree.h
►
fatal.h
►
fatal_types.h
►
init.h
►
irq.h
►
irq_multilevel.h
►
irq_nextlevel.h
►
irq_offload.h
►
kernel.h
kernel_includes.h
►
kernel_structs.h
►
kernel_version.h
►
net_buf.h
►
shared_irq.h
►
smf.h
►
spinlock.h
►
sw_isr_table.h
►
sys_clock.h
►
syscall.h
►
toolchain.h
types.h
►
Globals
•
All
Data Structures
Files
Functions
Variables
Typedefs
Enumerations
Enumerator
Macros
Modules
Pages
Loading...
Searching...
No Matches
numaker_m55m1x_reset.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2025 Nuvoton Technology Corporation.
3
*
4
* SPDX-License-Identifier: Apache-2.0
5
*/
6
7
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_RESET_NUMAKER_M55M1X_RESET_H
8
#define ZEPHYR_INCLUDE_DT_BINDINGS_RESET_NUMAKER_M55M1X_RESET_H
9
10
/* Beginning of M55M1 BSP sys_reg.h reset module copy */
11
12
#define SYS_RSTCTL_CHIPRST_Pos 0
13
#define SYS_RSTCTL_NPURST_Pos 6
14
#define SYS_ACMPRST_ACMP01RST_Pos 0
15
#define SYS_ACMPRST_ACMP23RST_Pos 1
16
#define SYS_AWFRST_AWF0RST_Pos 0
17
#define SYS_BPWMRST_BPWM0RST_Pos 0
18
#define SYS_BPWMRST_BPWM1RST_Pos 1
19
#define SYS_CANFDRST_CANFD0RST_Pos 0
20
#define SYS_CANFDRST_CANFD1RST_Pos 1
21
#define SYS_CCAPRST_CCAP0RST_Pos 0
22
#define SYS_CRCRST_CRC0RST_Pos 0
23
#define SYS_CRYPTORST_CRYPTO0RST_Pos 0
24
#define SYS_DACRST_DAC01RST_Pos 0
25
#define SYS_DMICRST_DMIC0RST_Pos 0
26
#define SYS_EADCRST_EADC0RST_Pos 0
27
#define SYS_EBIRST_EBI0RST_Pos 0
28
#define SYS_ECAPRST_ECAP0RST_Pos 0
29
#define SYS_ECAPRST_ECAP1RST_Pos 1
30
#define SYS_ECAPRST_ECAP2RST_Pos 2
31
#define SYS_ECAPRST_ECAP3RST_Pos 3
32
#define SYS_EMACRST_EMAC0RST_Pos 0
33
#define SYS_EPWMRST_EPWM0RST_Pos 0
34
#define SYS_EPWMRST_EPWM1RST_Pos 1
35
#define SYS_EQEIRST_EQEI0RST_Pos 0
36
#define SYS_EQEIRST_EQEI1RST_Pos 1
37
#define SYS_EQEIRST_EQEI2RST_Pos 2
38
#define SYS_EQEIRST_EQEI3RST_Pos 3
39
#define SYS_FMCRST_FMC0RST_Pos 0
40
#define SYS_GDMARST_GDMA0RST_Pos 0
41
#define SYS_GPIORST_GPIO0RST_Pos 0
42
#define SYS_HSOTGRST_HSOTG0RST_Pos 0
43
#define SYS_HSUSBDRST_HSUSBD0RST_Pos 0
44
#define SYS_HSUSBHRST_HSUSBH0RST_Pos 0
45
#define SYS_I2CRST_I2C0RST_Pos 0
46
#define SYS_I2CRST_I2C1RST_Pos 1
47
#define SYS_I2CRST_I2C2RST_Pos 2
48
#define SYS_I2CRST_I2C3RST_Pos 3
49
#define SYS_I2SRST_I2S0RST_Pos 0
50
#define SYS_I2SRST_I2S1RST_Pos 1
51
#define SYS_I3CRST_I3C0RST_Pos 0
52
#define SYS_KDFRST_KDF0RST_Pos 0
53
#define SYS_KPIRST_KPI0RST_Pos 0
54
#define SYS_KSRST_KS0RST_Pos 0
55
#define SYS_LPADCRST_LPADC0RST_Pos 0
56
#define SYS_LPPDMARST_LPPDMA0RST_Pos 0
57
#define SYS_LPGPIORST_LPGPIO0RST_Pos 0
58
#define SYS_LPI2CRST_LPI2C0RST_Pos 0
59
#define SYS_LPSPIRST_LPSPI0RST_Pos 0
60
#define SYS_LPTMRRST_LPTMR0RST_Pos 0
61
#define SYS_LPTMRRST_LPTMR1RST_Pos 1
62
#define SYS_LPUARTRST_LPUART0RST_Pos 0
63
#define SYS_OTFCRST_OTFC0RST_Pos 0
64
#define SYS_OTGRST_OTG0RST_Pos 0
65
#define SYS_PDMARST_PDMA0RST_Pos 0
66
#define SYS_PDMARST_PDMA1RST_Pos 1
67
#define SYS_PSIORST_PSIO0RST_Pos 0
68
#define SYS_QSPIRST_QSPI0RST_Pos 0
69
#define SYS_QSPIRST_QSPI1RST_Pos 1
70
#define SYS_RTCRST_RTC0RST_Pos 0
71
#define SYS_SCRST_SC0RST_Pos 0
72
#define SYS_SCRST_SC1RST_Pos 1
73
#define SYS_SCRST_SC2RST_Pos 2
74
#define SYS_SCURST_SCU0RST_Pos 0
75
#define SYS_SDHRST_SDH0RST_Pos 0
76
#define SYS_SDHRST_SDH1RST_Pos 1
77
#define SYS_SPIRST_SPI0RST_Pos 0
78
#define SYS_SPIRST_SPI1RST_Pos 1
79
#define SYS_SPIRST_SPI2RST_Pos 2
80
#define SYS_SPIRST_SPI3RST_Pos 3
81
#define SYS_SPIMRST_SPIM0RST_Pos 0
82
#define SYS_TMRRST_TMR0RST_Pos 0
83
#define SYS_TMRRST_TMR1RST_Pos 1
84
#define SYS_TMRRST_TMR2RST_Pos 2
85
#define SYS_TMRRST_TMR3RST_Pos 3
86
#define SYS_TRNGRST_TRNG0RST_Pos 0
87
#define SYS_TTMRRST_TTMR0RST_Pos 0
88
#define SYS_TTMRRST_TTMR1RST_Pos 1
89
#define SYS_UARTRST_UART0RST_Pos 0
90
#define SYS_UARTRST_UART1RST_Pos 1
91
#define SYS_UARTRST_UART2RST_Pos 2
92
#define SYS_UARTRST_UART3RST_Pos 3
93
#define SYS_UARTRST_UART4RST_Pos 4
94
#define SYS_UARTRST_UART5RST_Pos 5
95
#define SYS_UARTRST_UART6RST_Pos 6
96
#define SYS_UARTRST_UART7RST_Pos 7
97
#define SYS_UARTRST_UART8RST_Pos 8
98
#define SYS_UARTRST_UART9RST_Pos 9
99
#define SYS_USBDRST_USBD0RST_Pos 0
100
#define SYS_USBHRST_USBH0RST_Pos 0
101
#define SYS_USCIRST_USCI0RST_Pos 0
102
#define SYS_UTCPDRST_UTCPD0RST_Pos 0
103
#define SYS_WWDTRST_WWDT0RST_Pos 0
104
#define SYS_WWDTRST_WWDT1RST_Pos 1
105
106
/* End of M55M1 BSP sys_reg.h reset module copy */
107
108
/* Beginning of M55M1 BSP sys.h reset module copy */
109
110
/*---------------------------------------------------------------------
111
* Module Reset Control Resister constant definitions.
112
*---------------------------------------------------------------------
113
*/
114
115
#define NUMAKER_SYS_ACMP01RST ((0x200UL<<20) | SYS_ACMPRST_ACMP01RST_Pos)
116
#define NUMAKER_SYS_ACMP23RST ((0x200UL<<20) | SYS_ACMPRST_ACMP23RST_Pos)
117
#define NUMAKER_SYS_AWF0RST ((0x204UL<<20) | SYS_AWFRST_AWF0RST_Pos)
118
#define NUMAKER_SYS_BPWM0RST ((0x208UL<<20) | SYS_BPWMRST_BPWM0RST_Pos)
119
#define NUMAKER_SYS_BPWM1RST ((0x208UL<<20) | SYS_BPWMRST_BPWM1RST_Pos)
120
#define NUMAKER_SYS_CANFD0RST ((0x20CUL<<20) | SYS_CANFDRST_CANFD0RST_Pos)
121
#define NUMAKER_SYS_CANFD1RST ((0x20CUL<<20) | SYS_CANFDRST_CANFD1RST_Pos)
122
#define NUMAKER_SYS_CCAP0RST ((0x210UL<<20) | SYS_CCAPRST_CCAP0RST_Pos)
123
#define NUMAKER_SYS_CRC0RST ((0x214UL<<20) | SYS_CRCRST_CRC0RST_Pos)
124
#define NUMAKER_SYS_CRYPTO0RST ((0x218UL<<20) | SYS_CRYPTORST_CRYPTO0RST_Pos)
125
#define NUMAKER_SYS_DAC01RST ((0x21CUL<<20) | SYS_DACRST_DAC01RST_Pos)
126
#define NUMAKER_SYS_DMIC0RST ((0x220UL<<20) | SYS_DMICRST_DMIC0RST_Pos)
127
#define NUMAKER_SYS_EADC0RST ((0x224UL<<20) | SYS_EADCRST_EADC0RST_Pos)
128
#define NUMAKER_SYS_EBI0RST ((0x228UL<<20) | SYS_EBIRST_EBI0RST_Pos)
129
#define NUMAKER_SYS_ECAP0RST ((0x22CUL<<20) | SYS_ECAPRST_ECAP0RST_Pos)
130
#define NUMAKER_SYS_ECAP1RST ((0x22CUL<<20) | SYS_ECAPRST_ECAP1RST_Pos)
131
#define NUMAKER_SYS_ECAP2RST ((0x22CUL<<20) | SYS_ECAPRST_ECAP2RST_Pos)
132
#define NUMAKER_SYS_ECAP3RST ((0x22CUL<<20) | SYS_ECAPRST_ECAP3RST_Pos)
133
#define NUMAKER_SYS_EMAC0RST ((0x230UL<<20) | SYS_EMACRST_EMAC0RST_Pos)
134
#define NUMAKER_SYS_EPWM0RST ((0x234UL<<20) | SYS_EPWMRST_EPWM0RST_Pos)
135
#define NUMAKER_SYS_EPWM1RST ((0x234UL<<20) | SYS_EPWMRST_EPWM1RST_Pos)
136
#define NUMAKER_SYS_EQEI0RST ((0x238UL<<20) | SYS_EQEIRST_EQEI0RST_Pos)
137
#define NUMAKER_SYS_EQEI1RST ((0x238UL<<20) | SYS_EQEIRST_EQEI1RST_Pos)
138
#define NUMAKER_SYS_EQEI2RST ((0x238UL<<20) | SYS_EQEIRST_EQEI2RST_Pos)
139
#define NUMAKER_SYS_EQEI3RST ((0x238UL<<20) | SYS_EQEIRST_EQEI3RST_Pos)
140
#define NUMAKER_SYS_FMC0RST ((0x23CUL<<20) | SYS_FMCRST_FMC0RST_Pos)
141
#define NUMAKER_SYS_GDMA0RST ((0x240UL<<20) | SYS_GDMARST_GDMA0RST_Pos)
142
#define NUMAKER_SYS_GPIO0RST ((0x244UL<<20) | SYS_GPIORST_GPIO0RST_Pos)
143
#define NUMAKER_SYS_HSOTG0RST ((0x248UL<<20) | SYS_HSOTGRST_HSOTG0RST_Pos)
144
#define NUMAKER_SYS_HSUSBD0RST ((0x24CUL<<20) | SYS_HSUSBDRST_HSUSBD0RST_Pos)
145
#define NUMAKER_SYS_HSUSBH0RST ((0x250UL<<20) | SYS_HSUSBHRST_HSUSBH0RST_Pos)
146
#define NUMAKER_SYS_I2C0RST ((0x254UL<<20) | SYS_I2CRST_I2C0RST_Pos)
147
#define NUMAKER_SYS_I2C1RST ((0x254UL<<20) | SYS_I2CRST_I2C1RST_Pos)
148
#define NUMAKER_SYS_I2C2RST ((0x254UL<<20) | SYS_I2CRST_I2C2RST_Pos)
149
#define NUMAKER_SYS_I2C3RST ((0x254UL<<20) | SYS_I2CRST_I2C3RST_Pos)
150
#define NUMAKER_SYS_I2S0RST ((0x258UL<<20) | SYS_I2SRST_I2S0RST_Pos)
151
#define NUMAKER_SYS_I2S1RST ((0x258UL<<20) | SYS_I2SRST_I2S1RST_Pos)
152
#define NUMAKER_SYS_I3C0RST ((0x25CUL<<20) | SYS_I3CRST_I3C0RST_Pos)
153
#define NUMAKER_SYS_KDF0RST ((0x260UL<<20) | SYS_KDFRST_KDF0RST_Pos)
154
#define NUMAKER_SYS_KPI0RST ((0x264UL<<20) | SYS_KPIRST_KPI0RST_Pos)
155
#define NUMAKER_SYS_KS0RST ((0x268UL<<20) | SYS_KSRST_KS0RST_Pos)
156
#define NUMAKER_SYS_LPADC0RST ((0x26CUL<<20) | SYS_LPADCRST_LPADC0RST_Pos)
157
#define NUMAKER_SYS_LPPDMA0RST ((0x270UL<<20) | SYS_LPPDMARST_LPPDMA0RST_Pos)
158
#define NUMAKER_SYS_LPGPIO0RST ((0x274UL<<20) | SYS_LPGPIORST_LPGPIO0RST_Pos)
159
#define NUMAKER_SYS_LPI2C0RST ((0x278UL<<20) | SYS_LPI2CRST_LPI2C0RST_Pos)
160
#define NUMAKER_SYS_LPSPI0RST ((0x27CUL<<20) | SYS_LPSPIRST_LPSPI0RST_Pos)
161
#define NUMAKER_SYS_LPTMR0RST ((0x280UL<<20) | SYS_LPTMRRST_LPTMR0RST_Pos)
162
#define NUMAKER_SYS_LPTMR1RST ((0x280UL<<20) | SYS_LPTMRRST_LPTMR1RST_Pos)
163
#define NUMAKER_SYS_LPUART0RST ((0x284UL<<20) | SYS_LPUARTRST_LPUART0RST_Pos)
164
#define NUMAKER_SYS_NPURST ((0x004UL<<20) | SYS_RSTCTL_NPURST_Pos)
165
#define NUMAKER_SYS_OTFC0RST ((0x288UL<<20) | SYS_OTFCRST_OTFC0RST_Pos)
166
#define NUMAKER_SYS_OTG0RST ((0x28CUL<<20) | SYS_OTGRST_OTG0RST_Pos)
167
#define NUMAKER_SYS_PDMA0RST ((0x290UL<<20) | SYS_PDMARST_PDMA0RST_Pos)
168
#define NUMAKER_SYS_PDMA1RST ((0x290UL<<20) | SYS_PDMARST_PDMA1RST_Pos)
169
#define NUMAKER_SYS_PSIO0RST ((0x294UL<<20) | SYS_PSIORST_PSIO0RST_Pos)
170
#define NUMAKER_SYS_QSPI0RST ((0x298UL<<20) | SYS_QSPIRST_QSPI0RST_Pos)
171
#define NUMAKER_SYS_QSPI1RST ((0x298UL<<20) | SYS_QSPIRST_QSPI1RST_Pos)
172
#define NUMAKER_SYS_RTC0RST ((0x29CUL<<20) | SYS_RTCRST_RTC0RST_Pos)
173
#define NUMAKER_SYS_SC0RST ((0x2A0UL<<20) | SYS_SCRST_SC0RST_Pos)
174
#define NUMAKER_SYS_SC1RST ((0x2A0UL<<20) | SYS_SCRST_SC1RST_Pos)
175
#define NUMAKER_SYS_SC2RST ((0x2A0UL<<20) | SYS_SCRST_SC2RST_Pos)
176
#define NUMAKER_SYS_SCU0RST ((0x2A4UL<<20) | SYS_SCURST_SCU0RST_Pos)
177
#define NUMAKER_SYS_SDH0RST ((0x2A8UL<<20) | SYS_SDHRST_SDH0RST_Pos)
178
#define NUMAKER_SYS_SDH1RST ((0x2A8UL<<20) | SYS_SDHRST_SDH1RST_Pos)
179
#define NUMAKER_SYS_SPI0RST ((0x2ACUL<<20) | SYS_SPIRST_SPI0RST_Pos)
180
#define NUMAKER_SYS_SPI1RST ((0x2ACUL<<20) | SYS_SPIRST_SPI1RST_Pos)
181
#define NUMAKER_SYS_SPI2RST ((0x2ACUL<<20) | SYS_SPIRST_SPI2RST_Pos)
182
#define NUMAKER_SYS_SPI3RST ((0x2ACUL<<20) | SYS_SPIRST_SPI3RST_Pos)
183
#define NUMAKER_SYS_SPIM0RST ((0x2B0UL<<20) | SYS_SPIMRST_SPIM0RST_Pos)
184
#define NUMAKER_SYS_TMR0RST ((0x2C0UL<<20) | SYS_TMRRST_TMR0RST_Pos)
185
#define NUMAKER_SYS_TMR1RST ((0x2C0UL<<20) | SYS_TMRRST_TMR1RST_Pos)
186
#define NUMAKER_SYS_TMR2RST ((0x2C0UL<<20) | SYS_TMRRST_TMR2RST_Pos)
187
#define NUMAKER_SYS_TMR3RST ((0x2C0UL<<20) | SYS_TMRRST_TMR3RST_Pos)
188
#define NUMAKER_SYS_TRNG0RST ((0x2C4UL<<20) | SYS_TRNGRST_TRNG0RST_Pos)
189
#define NUMAKER_SYS_TTMR0RST ((0x2C8UL<<20) | SYS_TTMRRST_TTMR0RST_Pos)
190
#define NUMAKER_SYS_TTMR1RST ((0x2C8UL<<20) | SYS_TTMRRST_TTMR1RST_Pos)
191
#define NUMAKER_SYS_UART0RST ((0x2CCUL<<20) | SYS_UARTRST_UART0RST_Pos)
192
#define NUMAKER_SYS_UART1RST ((0x2CCUL<<20) | SYS_UARTRST_UART1RST_Pos)
193
#define NUMAKER_SYS_UART2RST ((0x2CCUL<<20) | SYS_UARTRST_UART2RST_Pos)
194
#define NUMAKER_SYS_UART3RST ((0x2CCUL<<20) | SYS_UARTRST_UART3RST_Pos)
195
#define NUMAKER_SYS_UART4RST ((0x2CCUL<<20) | SYS_UARTRST_UART4RST_Pos)
196
#define NUMAKER_SYS_UART5RST ((0x2CCUL<<20) | SYS_UARTRST_UART5RST_Pos)
197
#define NUMAKER_SYS_UART6RST ((0x2CCUL<<20) | SYS_UARTRST_UART6RST_Pos)
198
#define NUMAKER_SYS_UART7RST ((0x2CCUL<<20) | SYS_UARTRST_UART7RST_Pos)
199
#define NUMAKER_SYS_UART8RST ((0x2CCUL<<20) | SYS_UARTRST_UART8RST_Pos)
200
#define NUMAKER_SYS_UART9RST ((0x2CCUL<<20) | SYS_UARTRST_UART9RST_Pos)
201
#define NUMAKER_SYS_USBD0RST ((0x2D0UL<<20) | SYS_USBDRST_USBD0RST_Pos)
202
#define NUMAKER_SYS_USBH0RST ((0x2D4UL<<20) | SYS_USBHRST_USBH0RST_Pos)
203
#define NUMAKER_SYS_USCI0RST ((0x2D8UL<<20) | SYS_USCIRST_USCI0RST_Pos)
204
#define NUMAKER_SYS_UTCPD0RST ((0x2DCUL<<20) | SYS_UTCPDRST_UTCPD0RST_Pos)
205
#define NUMAKER_SYS_WWDT0RST ((0x2E0UL<<20) | SYS_WWDTRST_WWDT0RST_Pos)
206
#define NUMAKER_SYS_WWDT1RST ((0x2E0UL<<20) | SYS_WWDTRST_WWDT1RST_Pos)
207
208
/* End of M55M1 BSP sys.h reset module copy */
209
210
#endif
zephyr
dt-bindings
reset
numaker_m55m1x_reset.h
Generated on Sun May 18 2025 18:06:00 for Zephyr API Documentation by
1.12.0