Zephyr API Documentation
4.2.99
A Scalable Open Source RTOS
4.2.99
Toggle main menu visibility
Main Page
Related Pages
Topics
Data Structures
Data Structures
Data Structure Index
Data Fields
All
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Functions
Variables
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Enumerations
Enumerator
Files
File List
Globals
All
$
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
Functions
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
Variables
$
a
b
c
d
f
g
h
i
k
l
m
n
o
p
r
s
t
u
x
z
Typedefs
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
Enumerations
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
r
s
t
u
v
w
x
z
Enumerator
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
r
s
t
u
v
w
x
z
Macros
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
•
All
Data Structures
Files
Functions
Variables
Typedefs
Enumerations
Enumerator
Macros
Modules
Pages
Loading...
Searching...
No Matches
ite-it51xxx-intc.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2025 ITE Corporation. All Rights Reserved.
3
*
4
* SPDX-License-Identifier: Apache-2.0
5
*/
6
7
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_ITE_INTC_H_
8
#define ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_ITE_INTC_H_
9
10
#define IRQ_TYPE_NONE 0
11
#define IRQ_TYPE_EDGE_RISING 1
12
#define IRQ_TYPE_EDGE_FALLING 2
13
#define IRQ_TYPE_EDGE_BOTH (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING)
14
#define IRQ_TYPE_LEVEL_HIGH 4
15
#define IRQ_TYPE_LEVEL_LOW 8
16
17
/* IRQ numbers of WUC */
18
/* Group 0 of INTC */
19
#define IT51XXX_IRQ_WU20 1
20
#define IT51XXX_IRQ_KBC_OBE 2
21
#define IT51XXX_IRQ_SMB_D 4
22
#define IT51XXX_IRQ_WKINTD 5
23
#define IT51XXX_IRQ_WU23 6
24
/* Group 1 */
25
#define IT51XXX_IRQ_SMB_A 9
26
#define IT51XXX_IRQ_SMB_B 10
27
#define IT51XXX_IRQ_WU26 12
28
#define IT51XXX_IRQ_WKINTC 13
29
#define IT51XXX_IRQ_WU25 14
30
/* Group 2 */
31
#define IT51XXX_IRQ_SMB_C 16
32
#define IT51XXX_IRQ_WU24 17
33
#define IT51XXX_IRQ_WU22 21
34
/* Group 3 */
35
#define IT51XXX_IRQ_KBC_IBF 24
36
#define IT51XXX_IRQ_PMC1_IBF 25
37
#define IT51XXX_IRQ_PMC2_IBF 27
38
#define IT51XXX_IRQ_TIMER1 30
39
#define IT51XXX_IRQ_WU21 31
40
/* Group 4 */
41
#define IT51XXX_IRQ_SPI 37
42
/* Group 5 */
43
#define IT51XXX_IRQ_WU50 40
44
#define IT51XXX_IRQ_WU51 41
45
#define IT51XXX_IRQ_WU52 42
46
#define IT51XXX_IRQ_WU53 43
47
#define IT51XXX_IRQ_WU54 44
48
#define IT51XXX_IRQ_WU55 45
49
#define IT51XXX_IRQ_WU56 46
50
#define IT51XXX_IRQ_WU57 47
51
/* Group 6 */
52
#define IT51XXX_IRQ_WU60 48
53
#define IT51XXX_IRQ_WU61 49
54
#define IT51XXX_IRQ_WU62 50
55
#define IT51XXX_IRQ_WU63 51
56
#define IT51XXX_IRQ_WU64 52
57
#define IT51XXX_IRQ_WU65 53
58
#define IT51XXX_IRQ_WU66 54
59
#define IT51XXX_IRQ_WU67 55
60
/* Group 7 */
61
#define IT51XXX_IRQ_TIMER2 58
62
/* Group 9 */
63
#define IT51XXX_IRQ_WU70 72
64
#define IT51XXX_IRQ_WU71 73
65
#define IT51XXX_IRQ_WU72 74
66
#define IT51XXX_IRQ_WU73 75
67
#define IT51XXX_IRQ_WU74 76
68
#define IT51XXX_IRQ_WU75 77
69
#define IT51XXX_IRQ_WU76 78
70
#define IT51XXX_IRQ_WU77 79
71
/* Group 10 */
72
#define IT51XXX_IRQ_WU88 85
73
#define IT51XXX_IRQ_WU89 86
74
#define IT51XXX_IRQ_WU90 87
75
/* Group 11 */
76
#define IT51XXX_IRQ_WU80 88
77
#define IT51XXX_IRQ_WU81 89
78
#define IT51XXX_IRQ_WU82 90
79
#define IT51XXX_IRQ_WU83 91
80
#define IT51XXX_IRQ_WU84 92
81
#define IT51XXX_IRQ_WU85 93
82
#define IT51XXX_IRQ_WU86 94
83
#define IT51XXX_IRQ_WU87 95
84
/* Group 12 */
85
#define IT51XXX_IRQ_WU91 96
86
#define IT51XXX_IRQ_WU92 97
87
#define IT51XXX_IRQ_WU93 98
88
#define IT51XXX_IRQ_WU95 100
89
#define IT51XXX_IRQ_WU96 101
90
#define IT51XXX_IRQ_WU97 102
91
#define IT51XXX_IRQ_WU98 103
92
/* Group 13 */
93
#define IT51XXX_IRQ_WU99 104
94
#define IT51XXX_IRQ_WU100 105
95
#define IT51XXX_IRQ_WU101 106
96
#define IT51XXX_IRQ_WU102 107
97
#define IT51XXX_IRQ_WU103 108
98
#define IT51XXX_IRQ_WU104 109
99
#define IT51XXX_IRQ_WU105 110
100
#define IT51XXX_IRQ_WU106 111
101
/* Group 14 */
102
#define IT51XXX_IRQ_WU107 112
103
#define IT51XXX_IRQ_WU108 113
104
#define IT51XXX_IRQ_WU109 114
105
#define IT51XXX_IRQ_WU110 115
106
#define IT51XXX_IRQ_WU111 116
107
#define IT51XXX_IRQ_WU112 117
108
#define IT51XXX_IRQ_WU113 118
109
#define IT51XXX_IRQ_WU114 119
110
/* Group 15 */
111
#define IT51XXX_IRQ_WU115 120
112
#define IT51XXX_IRQ_WU116 121
113
#define IT51XXX_IRQ_WU117 122
114
#define IT51XXX_IRQ_WU118 123
115
#define IT51XXX_IRQ_WU119 124
116
#define IT51XXX_IRQ_WU120 125
117
#define IT51XXX_IRQ_WU121 126
118
#define IT51XXX_IRQ_WU122 127
119
/* Group 16 */
120
#define IT51XXX_IRQ_WU128 128
121
#define IT51XXX_IRQ_WU129 129
122
#define IT51XXX_IRQ_WU131 131
123
#define IT51XXX_IRQ_WU132 132
124
#define IT51XXX_IRQ_WU133 133
125
#define IT51XXX_IRQ_WU134 134
126
#define IT51XXX_IRQ_WU135 135
127
/* Group 17 */
128
#define IT51XXX_IRQ_WU136 136
129
#define IT51XXX_IRQ_WU137 137
130
#define IT51XXX_IRQ_WU138 138
131
#define IT51XXX_IRQ_WU139 139
132
#define IT51XXX_IRQ_WU140 140
133
#define IT51XXX_IRQ_WU141 141
134
#define IT51XXX_IRQ_WU142 142
135
/* Group 18 */
136
#define IT51XXX_IRQ_WU127 148
137
#define IT51XXX_IRQ_V_CMP 151
138
/* Group 19 */
139
#define IT51XXX_IRQ_PECI 152
140
#define IT51XXX_IRQ_ESPI 153
141
#define IT51XXX_IRQ_ESPI_VW 154
142
#define IT51XXX_IRQ_PCH_P80 155
143
#define IT51XXX_IRQ_TIMER3 157
144
#define IT51XXX_IRQ_PLL_CHANGE 159
145
/* Group 20 */
146
#define IT51XXX_IRQ_SMB_E 160
147
#define IT51XXX_IRQ_SMB_F 161
148
#define IT51XXX_IRQ_WU40 163
149
#define IT51XXX_IRQ_WU45 166
150
/* Group 21 */
151
#define IT51XXX_IRQ_WU46 168
152
#define IT51XXX_IRQ_WU144 170
153
#define IT51XXX_IRQ_WU145 171
154
#define IT51XXX_IRQ_WU146 172
155
#define IT51XXX_IRQ_WU147 173
156
#define IT51XXX_IRQ_TIMER4 175
157
/* Group 22 */
158
#define IT51XXX_IRQ_WU148 176
159
#define IT51XXX_IRQ_WU149 177
160
#define IT51XXX_IRQ_WU150 178
161
#define IT51XXX_IRQ_WU151 179
162
#define IT51XXX_IRQ_I3C_M0 180
163
#define IT51XXX_IRQ_I3C_M1 181
164
#define IT51XXX_IRQ_I3C_S0 182
165
#define IT51XXX_IRQ_I3C_S1 183
166
/* Group 25 */
167
#define IT51XXX_IRQ_SMB_SC 203
168
#define IT51XXX_IRQ_SMB_SB 204
169
#define IT51XXX_IRQ_SMB_SA 205
170
#define IT51XXX_IRQ_TIMER1_DW 207
171
/* Group 26 */
172
#define IT51XXX_IRQ_TIMER2_DW 208
173
#define IT51XXX_IRQ_TIMER3_DW 209
174
#define IT51XXX_IRQ_TIMER4_DW 210
175
#define IT51XXX_IRQ_TIMER5_DW 211
176
#define IT51XXX_IRQ_TIMER6_DW 212
177
#define IT51XXX_IRQ_TIMER7_DW 213
178
#define IT51XXX_IRQ_TIMER8_DW 214
179
/* Group 27 */
180
#define IT51XXX_IRQ_PWM_TACH0 219
181
#define IT51XXX_IRQ_PWM_TACH1 220
182
#define IT51XXX_IRQ_PWM_TACH2 221
183
#define IT51XXX_IRQ_SMB_G 222
184
#define IT51XXX_IRQ_SMB_H 223
185
/* Group 28 */
186
#define IT51XXX_IRQ_SMB_I 224
187
188
#endif
/* ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_ITE_INTC_H_ */
zephyr
dt-bindings
interrupt-controller
ite-it51xxx-intc.h
Generated on
for Zephyr API Documentation by
1.14.0