cpu.h

Go to the documentation of this file.

/*
 * Copyright (c) 2015, Wind River Systems, Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */
 
#ifndef _CORTEX_M_CPU_H
#define _CORTEX_M_CPU_H
 
#ifdef _ASMLANGUAGE
 
#define _SCS_BASE_ADDR _PPB_INT_SCS
 
/* ICSR defines */
#define _SCS_ICSR (_SCS_BASE_ADDR + 0xd04)
#define _SCS_ICSR_PENDSV (1 << 28)
#define _SCS_ICSR_UNPENDSV (1 << 27)
#define _SCS_ICSR_RETTOBASE (1 << 11)
 
#define _SCS_MPU_CTRL (_SCS_BASE_ADDR + 0xd94)
 
/* CONTROL defines */
#define _CONTROL_FPCA_Msk (1 << 2)
 
/* EXC_RETURN defines */
#define _EXC_RETURN_SPSEL_Msk (1 << 2)
#define _EXC_RETURN_FTYPE_Msk (1 << 4)
 
#else
#include <stdint.h>
 
#ifdef __cplusplus
extern "C" {
#endif
 
/* CP10 Access Bits */
#define CPACR_CP10_Pos          20U
#define CPACR_CP10_Msk          (3UL << CPACR_CP10_Pos)
#define CPACR_CP10_NO_ACCESS    (0UL << CPACR_CP10_Pos)
#define CPACR_CP10_PRIV_ACCESS  (1UL << CPACR_CP10_Pos)
#define CPACR_CP10_RESERVED     (2UL << CPACR_CP10_Pos)
#define CPACR_CP10_FULL_ACCESS  (3UL << CPACR_CP10_Pos)
 
/* CP11 Access Bits */
#define CPACR_CP11_Pos          22U
#define CPACR_CP11_Msk          (3UL << CPACR_CP11_Pos)
#define CPACR_CP11_NO_ACCESS    (0UL << CPACR_CP11_Pos)
#define CPACR_CP11_PRIV_ACCESS  (1UL << CPACR_CP11_Pos)
#define CPACR_CP11_RESERVED     (2UL << CPACR_CP11_Pos)
#define CPACR_CP11_FULL_ACCESS  (3UL << CPACR_CP11_Pos)
 
#ifdef CONFIG_PM_S2RAM
 
struct __cpu_context {
        /* GPRs are saved onto the stack */
        uint32_t msp;
        uint32_t msplim;
        uint32_t psp;
        uint32_t psplim;
        uint32_t apsr;
        uint32_t ipsr;
        uint32_t epsr;
        uint32_t primask;
        uint32_t faultmask;
        uint32_t basepri;
        uint32_t control;
};
 
typedef struct __cpu_context _cpu_context_t;
 
#endif /* CONFIG_PM_S2RAM */
 
#ifdef __cplusplus
}
#endif
 
#endif /* _ASMLANGUAGE */
 
#endif /* _CORTEX_M_CPU_H */